yang/logicanalyzer
1
0
Fork 0
mirror of https://github.com/JasonYANG170/logicanalyzer.git synced 2024-11-23 12:06:27 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update README.md

Browse Source
This commit is contained in:
Agustín Gimenez Bernad 2023-02-02 16:53:11 +01:00 committed by GitHub
parent a90f505941
commit 397c406085
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@ -12,7 +12,6 @@ New day, new analyzer :D. This time is the turn for I2C. The analyzer will show
![imagen](https://user-images.githubusercontent.com/4086913/216373359-d09fb234-0858-4005-aec1-e9a09177f37f.png)
Have fun!
----
@ -23,6 +22,8 @@ This is a small update, I have created a serial protocol analyzer (RS-232). This
It supports positive and negative polarity (for TTL and RS-232 level signals), two channels (RX + TX), 7 or 8 bits, no parity/odd parity/even parity and 1, 1.5 or 2 stop bits.
![imagen](https://user-images.githubusercontent.com/4086913/216373893-f28a6de1-a1d6-4efd-a9b1-95b5418de66d.png)
Have fun!
----